We study how to evaluate MSO queries with free variables on trees, within the framework of enumeration algorithms. Previous work has shown how to enumerate answers with linear-time preprocessing and delay linear in the size of each output, i.e., constant-delay for free first-order variables. We extend this result to support relabelings, a restricted kind of update operations on trees which allows us to change the node labels. Our main result shows that we can enumerate the answers of MSO queries on trees with linear-time preprocessing and linear delay, while supporting node relabelings in logarithmic time. To prove this, we reuse the circuit-based enumeration structure from our earlier work, and develop techniques to maintain its index under node relabelings. We also show how enumeration under relabelings can be applied to evaluate practical query languages, such as aggregate, group-by, and parameterized queries.
Introduction 4 Provenance Circuits
Our general technique for enumeration follows our earlier work [4] : from the query and input tree, we compute in linear time a structure called a provenance circuit to represent the results to enumerate, we observe that it falls in a restricted circuit class, and we conclude by showing a general enumeration result for circuits of this class. In this section, we review our construction of provenance circuits in [4] , with some additional observations that will be useful for updates. In particular, we show an independent balancing lemma on input trees, which allows us to bound a parameter of the circuit called dependency size. We will extend the formalism of this section to so-called hybrid circuits in the next section; and we will show our enumeration result for such circuits in Sections 6 and 7.
Set circuits. We start with some preliminaries about circuits. A circuit C = (G, W, g 0 , µ) is a directed acyclic graph (G, W ) whose vertices G are called gates, whose edges W are called wires, where g 0 ∈ G is the output gate, and where µ is a function giving a type to each gate of G (the possible types depend on the kind of circuit). The inputs to a gate g ∈ G are inp(g) := {g ∈ G | (g , g) ∈ W }, the fan-in of a gate is its number of inputs, and the fan-out of a gate is the number of gates to which it is an input. We define set-valued circuits, which are an equivalent rephrasing of the circuits in zerosuppressed semantics used in [4] . They can also be seen to be isomorphic to arithmetic circuits, and generalize factorized representations used in database theory [26] . The type function µ of a set-valued circuit maps each gate to one of ∪, ×, var. We require that ×-gates have fan-in 0 or 2, and that var-gates have fan-in 0: the latter are called the variables of C, with C var denoting the set of variables. Each gate g of C captures a set S(g) of assignments, where each assignment is a subset of C var . These sets are defined bottom-up as follows:
For a variable gate g, we have S(g) := {{g}}. For a ∪-gate g, we have S(g) := g ∈inp(g) S(g ). In particular, if inp(g) = ∅ then S(g) = ∅. For a ×-gate g with no inputs, we have S(g) := {{}}. For a ×-gate g with two inputs g 1 and g 2 , we have S(g) := {A 1 ∪ A 2 | (A 1 , A 2 ) ∈ S(g 1 ) × S(g 2 )}, which we write S(g 1 ) × rel S(g 2 ) (this is the relational product). The set S(C) captured by C is S(g 0 ) for g 0 the output gate of C.
Structural requirements. Before defining our provenance circuits, we introduce some structural restrictions that they will respect, and that will be useful for enumeration.
The first requirement is that the circuit is a d-DNNF [14] , which we now define. For each gate g of a set-valued circuit C, we define the domain dom(g) of g as the variable gates having a directed path to g. In particular, for g ∈ C var , we have dom(g) = {g}, and if inp(g) = ∅ then dom(g) = ∅. We now call a ×-gate g decomposable if it has no inputs or if, letting g 1 = g 2 be its two inputs, the domains dom(g 1 ) and dom(g 2 ) are disjoint. This ensures that no variable of C occurs both in an assignment of S(g 1 ) and in an assignment of S(g 2 ). We call a ∪-gate g deterministic if, for any two inputs g 1 = g 2 of g, the sets S(g 1 ) and S(g 2 ) are disjoint, i.e., there is no assignment that occurs in both sets. We call C a d-DNNF if every ×-gate g is decomposable and every ∪-gate g is deterministic.
The second requirement on circuits is called upwards-determinism and was introduced in [5] . In that paper, it was used to show an improved memory bound; in the present paper, we will always be able to enforce it. A wire (g, g ) in a set-valued circuit C is called pure if:
g is a ∪-gate; or g is a ×-gate and, letting g be the other input of g , we have {} ∈ S(g ), i.e., g captures the empty assignment. We say that a gate g is upwards-deterministic if there is at most one gate g such that (g, g ) is pure. We call C upwards-deterministic if every gate of C is.
The third requirement concerns the maximal fan-in of circuits, which is simply defined for a set-valued circuit C as the maximal fan-in of a gate of C. We will require that the maximal fan-in is bounded by a constant.
The fourth and last requirement concerns a new parameter called dependency size. To introduce this, we define the dependent gates ∆(g ) of a gate g in a set-valued circuit C as the gates g such that there is a directed path from g to g. Intuitively, the set S(g) of g may then depend on the set S(g ) of g . The dependency size of C is ∆(C) := max g∈C |∆(g)|, i.e., the maximal number of gates that are dependent on any given gate g. We will require this parameter to be connected to the height of the input tree.
Set-valued provenance circuits. We can now define provenance circuits like in [4] . A set-valued circuit C is a provenance circuit of a MSO query Q(X 1 , . . . , X m ) on a Γ-tree T if:
The variables of C correspond to the possible singletons, formally: C var = { X i : n | 1 ≤ i ≤ m and n ∈ T }; and The set of assignments captured by C is the output of Q on T , formally: S(C) = Q(T ). In other words, the second requirement says that for any tuple B = (B 1 , . . . , B m ) of subsets of T , we have T |= Q(B) iff the assignment { X i : n | 1 ≤ i ≤ m and n ∈ B i } is in S(C).
Example 4.1. Consider the unlabeled tree T of Figure (a) , the alphabet Γ = {B}, and the MSO query Q(x) with one free first-order variable asking for the leaf nodes whose B-annotation is different from that of its parent (i.e., the node carries label B and the parent does not, or vice-versa). Consider the labeling λ mapping 1 to {B} and 2 and 3 to ∅. A set-valued circuit capturing the provenance of Q on (T, λ) is given in Figure (b) .
We then know from [5] that provenance circuits can be computed efficiently, and they can be made to respect our structural requirements: Theorem 4.2 (from [4], Theorem 7.3). For any fixed MSO query Q(X) on Γ-trees, given a Γ-tree T , we can compute in time O(|T |) a set-valued provenance circuit C of Q on T . Further, C is a d-DNNF, it is upwards-deterministic, its maximal fan-in is constant, and its dependency size is in O(h(T )), where h denotes the height of T .
Proof sketch. We recall the main proof technique: we convert Q to a bottom-up deterministic tree automaton A on Γ-trees, and we nodes to T to describe the possible valuations of variables. The provenance circuit C then captures the possible ways that A can read T depending on the valuation: we compute it with the construction of [6] , and is a d-DNNF thanks to automaton determinism (see [3] ). Upwards-determinism is shown like in [5] .
The bounds on fan-in and dependency size are not stated in [4, 5] but already hold there. Specifically, the maximal fan-in is a function of the transition function of A, i.e., it does not depend on T . As for dependency size, this is because C is constructed following the structure of T : we create for each tree node a gadget whose size depends only on A, and the connections between these gadgets follow precisely the structure of T , so that ∆(g) for any gate g of C can only contain gates from the node of n or from ancestors of n in the tree.
In the context of updates, the bound of dependency size will be crucial: intuitively, it describes how many gates need to be updated when an update operation modifies a gate of the circuit. As this bound depends on the height of the input tree, we will conclude this section by a balancing lemma that ensures that this height is always logarithmic (which matches to our desired update complexity). We will then add support for updates in the next section by extending circuits to hybrid circuits.
Balancing lemma. Our balancing lemma is a general observation on MSO query evaluation on trees, and is in fact completely independent from provenance circuits. It essentially says that the input tree can be assumed to be balanced. Formally, we will show that we can rewrite any MSO query Q on Γ-trees to an MSO query Q on a larger signature Γ so that any input tree T for Q can be rewritten in linear time to a tree T on which Q which returns exactly the same output. Because we intend to support update operations, the input tree T will be unlabeled, and the rewritten tree T will work for any labeling of T . Formally: Lemma 4.3. For any tree alphabet Γ and MSO query Q(X) on Γ-trees, we can compute a tree alphabet Γ ⊇ Γ and MSO query Q (X) on Γ -trees such that the following holds. Given any unlabeled tree T with node set N , we can compute in linear time a Γ -tree (T , λ ) with node set N ⊇ N , such that h(T ) = O(log |T |) and such that, for any labeling function λ : T → Γ, we have Q(λ(T )) = Q (λ (T )), where λ (n) maps n ∈ T to λ(n) if n ∈ T and λ (n) otherwise.
Proof sketch. Somewhat surprisingly, the only way we know to prove Lemma 4.3 is via a tree decomposition of the input tree T : we see it as a relational structure of treewidth 1, and we invoke the result by Bodlaender [11] to compute in linear time a constant-width tree decomposition of the structure which is of logarithmic height. We then translate the query Q to a MSO query Q on tree encodings of this width, and compute from T the tree encoding T corresponding to the tree decomposition (we rename some nodes of T to ensure that the nodes of T are reflected in T ). We note that the balanced tree decompositions of [11] were already used for similar purposes in different contexts, e.g., in [17], end of Section 2.3.
Hybrid Circuits for Updates
In this section, we extend set-valued circuits to support updates, defining hybrid circuits. We then extend Theorem 4.2 for these circuits. Last, we introduce a new structural notion of homogenization of hybrid circuits and show how to enforce it. We close the section by stating our main enumeration result on hybrid circuits, which implies our main theorem (Theorem 3.1), and is proved in the two next sections.
Hybrid circuits.
A hybrid circuit is intuitively similar to a set-valued circuit, but it additionally has Boolean variables (which can be toggled when updating), Boolean gates (∧, ∨, ¬), and gates labeled which keep or discard a set of assignments depending on a Boolean value. Formally, a hybrid circuit C = (G, W, g 0 , µ) is a circuit where the possible gate types are svar (set-valued variables), bvar (Boolean variables), ∪, ×, , ∧, ∨, and ¬. We call a gate Boolean if its type is bvar, ∧, ∨, or ¬; and set-valued otherwise. We require that the output gate g 0 is set-valued and that the following conditions hold: svar-gates and bvar-gates have fan-in exactly 0; All inputs to ∧-gates, ∨-gates, and ¬-gates are Boolean, and ¬-gates have fan-in exactly 1; All inputs to ∪ and ×-gates are set-valued, and ×-gates have fan-in either 0 or 2; -gates have one set-valued input and one Boolean input (so they have fan-in exactly 2). We write C bvar to denote the gates of C of type bvar, called the Boolean variables, and define likewise the set-valued variables C svar . An example hybrid circuit is illustrated in Figure (c) .
Unlike set-valued circuits, which capture only one set of assignments, hybrid circuits capture several different sets of assignments, depending on the value of the Boolean variables (intuitively corresponding to the tree labels). This value is given by a valuation of C, i.e., a function ν : C bvar → {0, 1}. Given such a valuation ν, each Boolean gate g captures a Boolean value V ν (g) ∈ {0, 1}, computed bottom-up in the usual way: we set V ν (g) := ν(g) for g ∈ C bvar , and otherwise V ν (g) is the result of the Boolean operation given by the type µ(g) of g, applied to the values captured by the inputs (in particular, a ∧-gate with no inputs always has value 1, and a ∨-gate with no inputs always has value 0).
We then define the evaluation of C under ν as the set-valued circuit ν(C) on the same set of gates that we obtain as follows. First, replace each Boolean gate g of C by a ×-gate with no inputs (capturing {{}}) if V ν (g) = 1, and by a ∪-gate with no inputs (capturing ∅) if V ν (g) = 0. Second, relabel each -gate g of C to be a ×-gate. We can then use ν(C) to define the set captured by each set-valued gate g of C under ν: it is the set of assignments (subsets of C svar ) that g captures in ν(C). The set S ν (C) captured by C under ν is then S ν (g 0 ) for g 0 the output gate of C.
We last lift the structural definitions from set-valued circuits to hybrid circuits. The maximal fan-in and dependency size of a hybrid circuit are defined like before (these definitions do not depend on the kind of circuit). A hybrid circuit C is a d-DNNF, resp. is upwardsdeterministic, if for every valuation ν of C, the set-valued circuit ν(C) has the same property. For instance, the hybrid circuit in Figure (c) is upwards-deterministic and is a d-DNNF.
Hybrid provenance circuits. We can now use hybrid circuits to define provenance with support for updates. The set-valued variables of the circuit will correspond to singletons as before, describing the interpretation of the free variables of the query; and the Boolean variables stand for a different kind of singletons, describing which labels are carried by each node. To describe this formally, we will consider an unlabeled tree T , and define a labeling assignment of T for a tree alphabet Γ as a set of singletons of the form l : n where l ∈ Γ and n ∈ T . Given a labeling assignment A, we can define a labeling function λ A for T , which maps each node n ∈ T to λ(n) := {l ∈ Γ | l : n ∈ A}. Now, we say that a hybrid circuit C is a provenance circuit of a MSO query Q(X 1 , . . . , X m ) on an unlabeled tree T if:
The set-valued variables of C correspond to the possible singletons in an assignment, formally C svar = { X i : n | 1 ≤ i ≤ m and n ∈ T };
The Boolean variables of C correspond to the possible singletons in an update assignment, formally C bvar = { l : n | l ∈ Γ and n ∈ T }; For any labeling assignment A, let ν A be the Boolean valuation of C bvar mapping each l : n to 0 or 1 depending on whether l : n ∈ A or not, and let λ A be the labeling function on T defined as above. Then we require that the set of assignments S ν A (C) captured by C under ν A is exactly the output of Q on λ A (T ), formally, S ν A (C) = Q(λ A (T )).
In other words, for each labeling λ of the tree T , considering the valuation ν that sets the Boolean variables of C accordingly, then ν(C) is a provenance circuit for Q on λ(T ).
Example 5.1. We reuse the query Q(X) and alphabet Γ = {B} of Example 4.1, and the tree T of Figure (a) . A hybrid circuit C capturing the provenance of Q on T is given in Figure ( c). Square leaves correspond to Boolean variables testing node labels, and circle leaves correspond to set-valued variables capturing a singleton of the form X : n for some n ∈ T . For legibility, we deviate from our formalism and repeat the variable gates in multiple places in the figure. Notice that, for λ the labeling of Example 4.1 and ν the corresponding valuation, the set-valued circuit ν(C) captures the same set as that of Figure ( 
We can now extend Theorem 4.2 to compute a hybrid provenance circuit as follows:
Theorem 5.2. For any fixed MSO query Q(X) on Γ-trees, given an unlabeled tree T , we can compute in time O(|T |) a hybrid provenance circuit C which is a d-DNNF, is upwards-deterministic, has constant maximal fan-in, and has dependency size in O(h(T )).
Proof sketch. The proof is analogous to that of Theorem 4.2. The only difference is that the automaton now reads the label of each node as if it were a variable, so that the provenance circuit C also reflects these label choices as Boolean variables.
Homogenization. We will make enumeration simpler by imposing one last requirement on hybrid circuits. A hybrid circuit C is homogenized if there is no valuation ν of C and set-valued gate g of C such that {} ∈ S ν (g): equivalently, C does not contain ×-gates with no inputs. (Note that the requirement does not apply to the Boolean gates of C, nor to the gates that replace them in evaluations ν(C) of C.) Intuitively, set-valued gates in C that capture the empty answer would waste time in the enumeration. We will show that we can rewrite circuits in linear-time to make them homogenized, while preserving our requirements; but we need to change our definitions slightly to ensure that the circuit can still capture the empty assignment overall. To do so, we add the possibility of distinguishing a Boolean gate g 1 of a hybrid circuit C as its secondary output; in this case, given a valuation ν of C, the set S ν (C) captured by C under ν is S ν (C) plus the empty assignment {} if the secondary output g 1 evaluates to 1, i.e., if V ν (g 1 ) = 1. We say that two hybrid circuits C and C (with or without secondary outputs) are equivalent if C bvar = C bvar , C svar = C svar , and for any valuation ν of C, we have S ν (C) = S ν (C ). We then have: Lemma 5.3. For any hybrid circuit C, we can build in linear time a hybrid circuit C with a secondary output g 1 , such that C is homogenized and it is equivalent to C. Further, if C is a d-DNNF and is upwards-deterministic, then so is C ; if C has bounded fan-in then the same holds of C ; and we have ∆(C ) = O(∆(C)).
Proof sketch. This is shown analogously to homogenization in [4] , which follows the technique of Strassen [28] (only done for two "layers", namely, empty and non-empty assignments).
Hence, up to linear-time processing, we can additionally assume that the circuits of Theorem 5.2 are homogenized. We can now use this theorem, the lemma above, and Lemma 4.3, to reduce enumeration for MSO on trees (as in our main theorem, Theorem 3.1) to the task of enumerating the set captured by a hybrid circuit satisfying some structural properties. The result that we need is the following (we prove it in the next two sections):
Theorem 5.4. Given an upwards-deterministic, d-DNNF, homogenized hybrid circuit C with constant fan-in, given an initial Boolean valuation ν of C bvar , there is an enumeration algorithm with linear-time preprocessing to enumerate the set S ν (C) captured by C under ν, with linear delay and memory in each produced assignment, and with update time in O(∆(C)): an update consists here of toggling one value in ν.
Enumerating Assignments of Hybrid Circuits
In this section and the next, we prove Theorem 5.4 by giving an algorithm for enumeration under updates. We start by describing the preprocessing phase, computing two simple structures: a shortcut function and a partial evaluation; we also explain how this index can be efficiently updated. We then describe an algorithm for the enumeration phase, which needs an additional index structure to achieve the required delay. We close the section by presenting the missing index, called a switchboard. The switchboard must support a kind of reachability queries with a specific algorithm for enumeration under updates: we give a self-contained presentation of this scheme in the next section.
Preprocessing phase: shortcuts and partial evaluation. The first index structure that we precompute on our hybrid circuit C consists of a shortcut function to avoid wasting time in chains of -gates. For each -gate g, we precompute the one set-valued gate, called δ(g) which is not a -gate and which has a directed path to g going only through -gates. The function δ can clearly be computed in a linear-time bottom-up pass during the preprocessing, and it will never need to be updated (it does not depend on ν). For notational convenience, we extend δ by setting δ(g) := g for any set-valued gate g which is not a -gate.
The second index structure that we precompute is a partial evaluation, which depends on the valuation ν: it is a function ω ν from the gates of C to {0, 1} satisfying the following:
For every Boolean gate g, we have ω ν (g) = V ν (g). For every set-valued gate g, we have ω ν (g) = 1 iff S ν (g) is non-empty. The function ω ν is intuitively an evaluation of the Boolean gates in the circuit, extended to the set-valued gates to determine whether their set is empty or not. We can easily compute ω ν bottom-up from ν. Further, whenever ν is changed on a Boolean variable gate g, we can update ω ν by recomputing it bottom-up on ∆(g). Formally: Lemma 6.1. Given a hybrid circuit C and valuation ν of C, we can compute ω ν in linear time from ν and C. Further, for any g ∈ C bvar , letting ν be the result of toggling the value of ν on g, we can update ω ν to ω ν in time O(∆(g)).
Hence, we can compute ω ν and δ in the preprocessing and maintain them under updates.
Enumeration phase. We can use the shortcut function and partial evaluation to enumerate the assignments in the set S ν (C) of our hybrid circuit C. Of course, if ω ν (g 0 ) = 0 then we detect in constant time that there is nothing to enumerate. Otherwise, the enumeration scheme proceeds essentially like in [4] ; to achieve the right delay bounds, it will need an additional index that we present later. We start enumerating S ν (g 0 ), and describe what happens when we try to enumerate S ν (g) for a set-valued gate g; we will always ensure that ω ν (g) = 1. The base case is when g is a set-valued variable, in which case the only assignment to enumerate is {g}. There are three induction cases: ×-gates, -gates, and ∪-gates.
First, assume that g is a ×-gate. As C is homogenized, g has two inputs g 1 and g 2 . Then we have S ν (g) = S ν (g 1 )× rel S ν (g 2 ). Hence, we can simply enumerate S ν (g) as the lexicographic product of S ν (g 1 ) and S ν (g 2 ). In particular, as ω ν (g) = 1, we have ω ν (g 1 ) = ω ν (g 2 ) = 1, so neither set is empty. Further, g is decomposable in ν(C), so the assignments in these two sets do not share any variable. Formally, we have the following lemma. Lemma 6.2. For any ×-gate g with inputs g 1 and g 2 , if we can enumerate S ν (g 1 ) and S ν (g 2 ) with delay and memory respectively θ 1 and θ 2 , then we can enumerate S ν (g) with delay and memory θ 1 + θ 2 + c for some constant c.
Note that the constant c paid at the ×-gate is not a problem to achieve linear delay and memory, because it is paid at most n − 1 times when enumerating an assignment A of size n; this is because C is homogenized so A is always split non-trivially at each ×-gate.
Second, assume that g is a -gate. As ω ν (g) = 1, it is easy to see that we have S ν (g) = S ν (δ(g)). Hence, we can simply follow the pointer to δ(g) and enumerate S ν (δ(g)).
Intuitively, the cost of this operation can be amortized by that of g, because δ(g) can no longer be a -gate. Lemma 6.3. For any -gate g, if we can enumerate S ν (δ(g)) with delay and memory θ, then we can enumerate S ν (g) with delay and memory θ + c for some constant c.
Third, assume that g is a ∪-gate g. Naively, we can enumerate S ν (g) as the union of the S ν (g ) for the inputs g of g for which ω ν (g ) = 1 (this union is disjoint thanks to determinism). This is correct, but does not satisfy the delay bounds, because g may be another ∪-gate. A more clever scheme is to to "jump" to the ×-gate or set-valued variable gates on which S ν (g) depends. Let us accordingly call exits the gates of these two types. The set S ν (g) can then be expressed as a union of S ν (g ) for the exits g that have a directed path of ∪-gates and -gates to g. We introduce definitions to "collapse" these paths.
The first definition collapses paths of -gates. We say that there is a -path from a set-valued gate g to a set-valued gate g = g , written g → * g, if there is a directed path g = g 1 → · · · → g n = g in C such that g 2 , . . . , g n−1 are all -gates. In particular, a wire (g , g) between set-valued gates implies g → * g (take n = 2), and δ(g) → * g whenever δ(g) = g. When g is a ∪-gate, we then have two possibilities, depending on ν. First, we may have ω ν (g n−1 ) = 1, in which case we call the path live under ν: we then have ω ν (g) = 1 and S ν (g) contributes to S ν (g ). Second, we may have ω ν (g n−1 ) = 0, and we call the path dead under ν: then S ν (g) does not contribute to S ν (g ) via this path.
The second definition collapses paths of ∪-gates. An ∪-path from a set-valued gate g to a set-valued gate g = g is a sequence g = g 1 → * · · · → * g n = g in C, where there is a -path between any two consecutive gates. The path is live under ν if there is a live -path under ν between any two consecutive gates, and dead under ν otherwise.
We now use these definitions to express S ν (g) as a function of the set of exits under ν of g in C, written D ν g , which is the set of exits g having a live ∪-path to g under ν in C: Lemma 6.4. For any valuation ν and ∪-gate g, we have S ν (g) = g ∈D ν g S ν (g ). Further, this union is disjoint and all its terms are nonempty.
Hence, we can enumerate S µ (g) for a ∪-gate g by enumerating D ν g and the set S ν (g ) for each g in D ν g . Note that g is an exit, i.e., a variable or a ×-gate; so we make progress. Lemma 6.5. For any ∪-gate g, if we can enumerate D ν g with delay and memory c, and can enumerate S ν (g ) for every g ∈ D ν g with delay and memory θ, then we can enumerate S ν (g) with delay and memory θ + c + c for some constant c .
We have described our enumeration scheme in Lemmas 6.2, 6.3, and 6.5. The only missing piece is to enumerate the sets D ν g of exits under ν of ∪-gates g, with constant delay and memory. To do so, we will need additional computation in our preprocessing. We will rely on upwards-determinism, and extend the tree-based index of [5] to support updates. We first present an additional structure, called the switchboard, that we compute in the preprocessing; and we explain in the next section an indexing scheme that we perform on this structure. Switchboard. Our third index component in the preprocessing is called the switchboard. It consists of a directed graph B = (V, E) called the panel, which does not depend on ν (so it does not need to be updated), and a valuation β ν : E → {0, 1} called the wiring. The panel B = (V, E) is defined as follows: V consists of all ∪-gates, ×-gates, and svar-gates, and E ⊆ V × V contains the edge (δ(g ), g) for each wire (g , g) of C such that g is a ∪-gate. This implies that the maximal fan-in of B is no greater than that of C, and it implies that B is a DAG. The wiring β ν maps every edge (g , g) of B to 1 if there is a -path from g to g in C which is live under ν, and 0 otherwise. We can use ω ν to compute the switchboard, and to update it in time O(∆(C)) whenever ν is updated by toggling a gate of C bvar . Formally: Lemma 6.6. The switchboard can be computed in linear time given C and ν, and we can update it in time O(∆(C)) when toggling any gate in ν.
We now explain how we use the switchboard to enumerate, given a ∪-gate g, the set D ν g of the exits g having a live ∪-path to g under ν. In terms of the switchboard, we must enumerate the exits g that have a path to g in B whose edges are all mapped to 1 by β ν . Hence, we must solve the following enumeration task on the switchboard: letting β ν (B) be the DAG of edges of B mapped to 1 by β ν , we are given a gate g of B, and we must enumerate all exit gates g of B (i.e., the ×-gates or svar-gates) that have a directed path to g in β ν . Further, we must be able to handle updates on β ν (B), as given by updates on ν. Fortunately, thanks to upwards-determinism, this problem is easier than it looks: Claim 6.7. For any valuation ν of the hybrid circuit C, the DAG β ν (B) is a forest. Example 6.8. Figure ( The edges of the switchboard correspond to -paths. The switchboard itself is not a forest; however, for every valuation of C, the -paths that are live must always form a forest.
Thus, what we need is a constant-delay reachability index on forests that can be updated efficiently when adding and removing edges to the forest. This is the focus of the next section.
Reachability Indexing under Updates
In this section, we present our indexing scheme for reachability on forests under updates. The construction in this section is independent from what precedes. For convenience, we will orient the edges of the forest downwards, i.e., the reverse of the previous section (so g is the parent of g in the forest if there is an edge from g to g in the switchboard). We first define the problem and state the enumeration result, and then sketch the proof.
Definitions and main result. A reachability forest
and v a child of v. We impose three requirements on F : (i.) the graph (V, E) is a forest, i.e., each vertex of V has at most one parent; (ii.) there is a constant degree bound c ∈ N such that every vertex has at most c children; (iii.) every exit v ∈ X is a leaf, i.e., a vertex with no children. We will call trees the connected components of F . For convenience, we assume that F is ordered, i.e., there is some total order < on the children of every node. Given a reachability forest F = (V, E, X) and a vertex v ∈ V , we write reach(v) for the set of exits reachable in F from V , i.e., the vertices of X to which v has a directed path. These are the sets that we wish to enumerate efficiently, allowing two kinds of updates on the edges E of F . First, a delete operation is written −E for a set E ⊆ E, and
; it is still a reachability forest. Second, an insert operation is written +E for some E ⊆ V × V , and we require that the update result F + E := (V, E ∪ E , X) still satisfies the three requirements above (with the same degree bound). In terms of the order < on children, when we remove edges, we take the restriction of < in the expected way, and when we insert edges, we add each new child at an arbitrary position in <. We introduce a notion of ancestry to measure the impact of updates (analogously to dependency size): the ancestry A F (v) of v ∈ V is the set of vertices of F that have a directed path to v, and the ancestry
We then have:
Theorem 7.1. Given a reachability forest F , there is an enumeration algorithm with linear-time preprocessing such that: (i.) given any v ∈ V , we can enumerate reach(v) with constant delay and memory; (ii.) given an update ±E , we can apply it (replacing F by F ± E and updating the index) with update time in O(A F (E )).
Note how we can insert (or delete) many edges at the same time, paying only once the price A F (E ): this point is used in the proof of Theorem 5.4 to bound the total cost of each update on the circuit. We sketch the proof of Theorem 7.1 in the rest of this section.
Construction for Theorem 7.1. Our index structure follows the one used to prove Proposition F.4 of [5]: it maps every v ∈ V to a pointer first F (v) and a pointer last F (v), called the first and last pointer; and maps every exit v ∈ X to a pointer next F (v) called the next pointer. These pointers are defined using the order < given by a preorder traversal of F following <.
if v is the last exit of its tree, then next F (v) is null. If we know these pointers, we can enumerate reach F (v) for any v ∈ V with constant delay and memory as in [5]: if first F (v) is null then there is nothing to enumerate, otherwise start at v − := first F (v), memorize v + := last F (v), and enumerate the reachable exits following the next pointers from v − until reaching v + . Hence, to conclude the proof of Theorem 7.1, it suffices to show how to compute and update these pointers efficiently:
Lemma 7.2. Given a reachability forest F , we can compute the first, last, and next pointers of all vertices in time O(|F |). Further, for any update ±E , we can apply it and update the pointers in time O(A F (E )).
Proof sketch. The first and last pointers are computed bottom-up in linear time: for a leaf v, they either point to v if v ∈ X or to null otherwise; for an internal vertex v, we set first F (v) as first F (v ) for the smallest child v of v with a non-null first pointer (or null if all first pointers of children are null), and we set last F (v) analogously, using the last pointer of the largest child of v for which the last pointer is non-null. Further, given an update ±E , the first and last pointers need only to be updated in A F (E ), and we can recompute them there with the same bottom-up scheme.
The next pointers are also computed bottom-up in linear time: at each internal vertex v, we go over its children and stitch together the sequences of next pointers of their subtrees. Specifically, when last F (v 1 ) is not null for a child v 1 , we find the next child v 2 for which first F (v 2 ) is not null, and set next F (last F (v 1 )) := first F (v 2 ). Again, for an update ±E , we recompute the next pointers by processing A F (E ) bottom-up in a similar fashion.
Applications
We have finished the proof of our main result (Theorem 3.1), and now explain how it applies to query languages motivated by applications. Specifically, we show how to extend our techniques to support aggregate queries in arbitrary semirings, following the ideas of semiring provenance [20] and provenance circuits [15] . We then extend this to group-by queries, and last explain how updates are useful to support parameterized queries. Throughout this section, unlike the rest of the paper, we only study MSO queries with free first-order variables.
Aggregate queries. We will describe aggregation operators using a general structure called a semiring (always assumed to be commutative). It consists of a set K (finite or infinite), two binary operations ⊕ and ⊗, and distinguished elements 0 K , 1 K ∈ K. We require that (K, ⊕) and (K, ⊗) are commutative monoids with neutral elements respectively 0 K and 1 K ; that ⊗ distributes over ⊕, and that 0 K is absorptive for ⊗, i.e., 0 K ⊗ a = 0 K for all a ∈ K. We always assume that evaluating ⊕ or ⊗ take constant time, and that elements from K take constant space. Examples of semirings include the natural numbers N with usual addition and product (assumed to take unit time in the RAM model); or the security semiring [19] , the tropical semiring [15], etc. Note that sets of assignments with union and relational product are also a semiring, but one that does not satisfy our constant-space assumption.
To define aggregation in a semiring K on a tree T , we consider a mapping ρ : T → K giving a value in K to each node. We extend ρ to tuples B of T by setting ρ(B) := n∈B ρ(n); to assignments A on some first-order variable set x by setting ρ(A) := xi:n ∈A ρ(n); and to sets S of assignments by setting ρ(S) := A∈S ρ(A). An aggregate query on Γ-trees consists of a semiring K (satisfying our assumptions) and of a MSO query Q(x) on Γ-trees. Given a Γ-tree T and a mapping ρ :
where Q(T ) is the output of Q on T as we studied so far, i.e., the set of assignments A such that T |= Q(A). Aggregate MSO queries on trees were already studied, e.g., by Arnborg and Lagergren [7], but our techniques allow us to handle updates: Proof sketch. We adapt hybrid circuits by replacing set-valued gates by K-valued gates. Now, the set S ν (g) captured by a gate g under a Boolean valuation ν is an element of K, so we can simplify our linear-time preprocessing by making ω ν compute exactly S ν (g) for each gate g. We can then handle updates to ν as before, and handle updates to ρ by recomputing ω ν bottom-up. All of this still relies on the balancing lemma (Lemma 4.3).
One important application of this result is maintaining the number of query answers under updates, a question left open by [23] . We answer the question for relabeling updates (and in the set semantics), using the semiring N and mapping each node to 1 with ρ: However, we can also use Theorem 8.1 for more complex aggregation semirings:
Example 8.3. Let Q(x) be a MSO query with one variable that selects some tree nodes, and χ mapping each node of a tree T to an element of the set D of floating-point numbers (with fixed precision). We can compute in linear time the average of χ(n) for the nodes n such that T |= Q(n), and update it in logarithmic time when relabeling a node of T or changing a value of χ. This follows from Theorem 8.1: we use the semiring of pairs in N × D and the mapping ρ : n → (1, χ(n)) to compute and maintain the number of selected nodes and the sum of their χ-images, from which we can deduce the average in constant time.
Group-by. We have adapted our techniques to show results for aggregate queries under updates. However, supporting updates is also useful for group-by queries. A group-by query consists of a MSO query Q(x, y) on Γ-trees with two tuples of first-order variables, and of a semiring
Example 8.4. Consider a MSO query Q(x, y) and the semiring N. The output of Q on a Γ-tree T under a mapping ρ contains one pair per n ∈ T , annotated with the sum of ρ(n ) for n ∈ T such that T |= Q(n, n ), where we exclude the nodes n for which the sum is empty.
Theorem 8.5. For any group-by query Q(x, y) and semiring K, given a Γ-tree T and ρ : T → K, we can enumerate Q ρ (T ) with linear-time preprocessing and delay in O(log |T |) Proof sketch. We use two enumeration structures. First, we prepare the structure of Theorem 8.1 for Q(x, y) but writing the valuation of x as part of the tree label. Second, we enumerate the non-empty groups with constant delay using Theorem 3.1 on ∃x Q(x, y). For each group G(B), we update the first structure to compute ρ(G(B)) in time O(log |T |).
Parameterized queries. We conclude by presenting another kind of practical queries that we can support thanks to updates. A parameterized MSO query Q(x, y) on Γ-trees has two kinds of first-order variables, like group-by: we call x the parameters. The idea is that, given a Γ-tree T , the user chooses a tuple B to instantiate the parameters x, and we must enumerate efficiently the results of Q(B, y); however the user can change their mind and modify B to change the value of the parameters. We know by Theorem 3.1 that we can support these queries efficiently: after a linear-time preprocessing of T , we can enumerate the results of Q(B, y) with constant delay; and we can react to changes to B in time O(log |T |) by performing an update on the enumeration structure.
Conclusion
We have studied MSO queries on trees under relabeling updates, and shown how to enumerate their answers with linear-time preprocessing, delay and memory linear in each valuation, and update time logarithmic in the input tree. We have shown this by extending our circuitbased approach [4] to hybrid circuits, and we have deduced consequences for practical query languages, in particular for efficient aggregation. Our results have another technical property that we have not presented in the main text: like those of [23], they are also tractable in the size of the query when representing it as a deterministic automaton. The main direction for future work would be to extend our result to support insertions and deletions of leaves, like [23], hopefully while preserving our improved bounds. Such a result was very recently shown in [24] for the case of words rather than trees. We believe that many of our constructions should adapt to insertions and deletions; the main challenge is to extend Lemma 4.3, which we believe to be an interesting question in its own right. 
B
Proofs for Section 4 (Provenance Circuits)
In this appendix, we prove Lemma 4.3:
Lemma 4.3. For any tree alphabet Γ and MSO query Q(X) on Γ-trees, we can compute a tree alphabet Γ ⊇ Γ and MSO query Q (X) on Γ -trees such that the following holds. Given any unlabeled tree T with node set N , we can compute in linear time a Γ -tree (T , λ ) with node set N ⊇ N , such that h(T ) = O(log |T |) and such that, for any labeling function
To prove Lemma 4.3, we will need to introduce preliminaries about relational instances [1], tree decompositions, and tree encodings.
Instances.
A relational signature is a set of relation names together with an associated arity (a non-zero natural number). We fix a relational signature σ 2 that codes unlabeled trees, consisting of two binary relations E 1 and E 2 indicating the first and second child of each internal node. For any tree alphabet Γ, we let σ Γ denote a signature to represent labels of Γ, i.e., one unary relation P l for each l ∈ Γ. Last, for a tuple X = X 1 , . . . , X m of second-order variables, we let σ X denote a signature to represent the interpretation of these variables, i.e., one unary relation B i for each 1 ≤ i ≤ m. By monadic second-order logic (MSO) over σ, we denote MSO with the relations of σ and equality in the usual way.
A relational instance of a relational signature σ is a set I of σ-facts of the form R(a 1 , . . . , a n ) where a 1 , . . . , a n are elements, R is a relation in σ, and n is the arity of R. The domain dom(I) of I is the set of elements that occur in I.
Given a Γ-tree (T, λ), we can easily compute in linear time a couple (I, I λ ) where I is a σ 2 -instance describing the unlabeled tree T in the expected way (in particular, dom(I) is exactly the set of nodes of T ), and I λ is the σ Γ -instance {P l (n) | n ∈ T and l ∈ λ(n)}.
Tree decompositions.
A tree decomposition of an undirected graph G = (V, E) is a tree Θ (whose nodes are called bags) and a labeling function dom : Θ → 2 V such that:
For
} is a connected subtree of Θ. We still assume for convenience that tree decompositions are rooted, ordered, binary, and full trees. Specifically, they will be computed as rooted binary trees by [11] , they can be made full without loss of generality (in linear time and without impacting the height) by adding empty bags, and we can add an arbitrary order on the children of each internal bag to make them ordered. The width of Θ is max b∈Θ |dom(b)| − 1, and the treewidth of G is the smallest width of a tree decomposition of G.
A tree decomposition of a relational instance I is a tree decomposition of its Gaifman graph, i.e., the graph on vertex set dom(I) where there is an edge between any two elements a, a that occur together in some fact. The treewidth of I is that of its Gaifman graph.
The definition of tree decompositions ensures that, for any relational instance I and tree decomposition Θ, for any a ∈ dom(I), we can talk of the topmost bag b of Θ such that a ∈ dom(b); we write this bag node(a). This mapping node can be computed explicitly in linear time given I and Θ by [18, Lemma 3.1].
We will make a standard assumption on our tree decompositions, namely, that the function node is an injective function: in other words, the root bag contains only one element, and for any non-root bag b with parent bag b , we have |dom(b) \ dom(b )| ≤ 1. This requirement can be enforced on a tree decomposition Θ in linear time using standard techniques, without impacting the width of Θ, and only multiplying the height of Θ by a constant (assuming that the width is constant): specifically, we replace each bag violating the condition by a chain of bags where the new elements are introduced one after the other. Hence, we will always make this assumption.
We now recall the result of Bodlaender [11] , which is the key to our construction: 1 from [11] . For any relational signature σ, given a relational instance I on σ of width w ∈ N, we can compute in linear time in I a tree decomposition
Specifically, the algorithm of [11] is described for a parallel machine, but can be run sequentially in linear time, as explained in [17] , end of Section 2.3.
Tree encodings. If we fix a relational signature σ and a treewidth bound k ∈ N, we can compute an alphabet Γ k σ , called the alphabet of tree encodings for σ and k, which ensures the following: given any σ-instance I with a tree decomposition Θ of width k, we can translate them in linear time to a Γ k σ -tree E (called a tree encoding of I) that can be decoded back in linear time to an instance isomorphic to I. What is more, Boolean MSO formulas on σ-instances (i.e., MSO formulas without free variables) can be translated to Boolean MSO formulas on Γ k σ -trees that are equivalent through encoding and decoding. An example of such a scheme is given in [18]; we will use a different scheme, detailed in [3] , which ensures a property dubbed subinstance-compatibility: intuitively, removing a fact F from I amounts to toggling labels on a node of the tree encoding that corresponds to F (without changing the skeleton of the tree encoding).
We are now ready to conclude the proof of Lemma 4.3:
Proof of Lemma 4.3. Let Q(X) be the input query on Γ-trees. Let σ := σ 2 ∪ σ Γ ∪ σ X . We let Q be the Boolean MSO query on σ-instances obtained from Q in the expected way, making it Boolean by replacing each second-order variable X i with the unary relation B i . Given an input tree T , we compute in linear time the σ 2 -instance I which represents it. It is clear that, given a labeling λ : T → Γ, the output Q(λ(T )) of Q on λ(T ) is equal to the set of σ X -instances I of B i -facts on dom(I) (seeing each such instance I as a set of singletons of the form X i : a ) such that I ∪ I λ ∪ I satisfies Q . Let w be the width of the tree decomposition obtained when applying Theorem B.1 to an input tree decomposition of width 1. Let us compute from Q the Boolean MSO query Q on the alphabet Γ w σ of tree encodings for width w which is equivalent to Q on σ-instances (up to encoding and decoding), i.e., an instance I on σ satisfies Q iff its encoding E as a Γ w σ -tree satisfies Q . Now, as T is a tree, the treewidth of I is 1. Let us define an instance I + by adding to I the instance I Γ of all possible σ λ -facts on dom(I), plus the instance I X of all possible σ X -facts on dom(I). As all these additional facts are unary, the instance I + still has treewidth 1. Hence, by Theorem B.1, we can compute in linear time in I + a tree decomposition Θ of I + of treewidth w and logarithmic height, for some fixed constant w ∈ N. We also compute in linear time the mapping node : I + → Θ, and a tree encoding E of I + , i.e., a Γ w σ -tree. Thanks to subinstance-compatibility, we know that, for any labeling λ : T → Γ and answer tuple B of subsets of I, letting I λ ⊆ I Γ and I B ⊆ I X be the σ Γ -and σ X -instances that respectively denote it, then we can obtain a tree encoding of I ∪ I λ ∪ I B ⊆ I + by toggling the labels of some nodes of E. Specifically, each fact of I Γ ∪ I X corresponds to one node of E whose label has to be changed.
The last thing to argue is that we can change the format of E by renaming the nodes to ensure that the nodes to relabel have the same nodes as the corresponding nodes in T , and that the relabeling can be performed by changing the Γ-label and by mapping the variables of X. (This is in contrast to the original construction of [3] , where each fact correspond to one specific node whose label should be toggled.) To do so, we modify E in linear time to another Γ k σ -tree E : for each n ∈ dom(I), letting b := node(a), we replace b by a gadget with two copies b 1 and b 2 of b carrying the same label, b 2 being the left child of b 1 , and we add a right child to b 1 which is a new node n identified to the element n in dom(I), which itself corresponds to the node n in T . This construction is well-defined because the function node is injective. We must now argue that the query Q can be modified (independently from I) to a MSO query Q on (Γ ∪ Γ k σ )-trees to read labels and variable assignments from these new nodes: specifically, instead of reading (the encodings of) the σ Γ -facts about (the encoding of) an element n ∈ dom(I), the query Q should read the label in Γ of the new node of E identified with n; likewise, instead of reading (the encodings of) the σ X -facts on an element n ∈ dom(I) directly from E, the query should read the X-annotation of this same new node in E identified with n. To do this, the translations of the atoms from σ Γ and σ X in Q are replaced in Q by a gadget which finds the bag where the corresponding element was introduced (i.e., the one for which it is in the image of node), finds the new node that we added, and reads the label and annotation of this node. We also add a conjunct to Q to assert that the only nodes that can be part of the interpretation of the X are the new nodes in E that correspond to nodes of T , thus ensuring that the set of answers of Q on any labeling λ (E ) of E is correct. This concludes the proof.
C
Proofs for Section 5 (Hybrid Circuits for Updates)
C.1 Proof of the Provenance Circuit Theorem
In this appendix, we prove Theorem 5.2:
The general idea is that, given the MSO query Q(X) on Γ-trees, writing X = X 1 , . . . , X m , we define a query Q (X, Y) on unlabeled trees, where |Y| = Γ, with one second-order variable Y l corresponding to each l ∈ Γ. The construction is simply that we replace each unary predicate P l in Q by the corresponding second-order variable Y l . It is now obvious that, for any labeled tree (T, λ), defining D l := {n ∈ T | l ∈ λ(n)} for each l ∈ Γ, for any set B = B 1 , . . . , B m of subsets of T , we have (T, λ) |= Q(B) iff T |= Q(B, D) . In other words, we have simply turned node labels into variables. Now, at a high level, we can simply construct a provenance circuit of Q on T in the sense of Theorem 4.2, replace the input gates corresponding to the Y j variables by a Boolean input gate, and observe that the desired properties hold. However, we give a self-contained proof of the construction, to make sure that we reflect the change in definitions between the present work and [4, 5] .
Tree automata. We will need to introduce some prerequisites about tree automata. Given a tree alphabet Λ, a bottom-up deterministic tree automaton on Λ, or Λ-bDTA, is a tuple A = (Q, F, ι, δ) where Q is a finite set of states, F ⊆ Q are the final states, ι : Λ → Q is the initial function, and δ : Q 2 × Λ → Q is the transition function. The run of a Λ-bDTA A on a Λ-tree T is the function ρ : T → Q defined inductively as ρ(n) := ι(λ(n)) when n is a leaf, and ρ(n) := δ(ρ(n 1 ), ρ(n 2 ), λ(n)) when n is an internal node with children l 1 and l 2 . We say that A accepts the tree T if the run ρ of A on T maps the root of T to a final state.
We will be interested in bDTAs to capture our non-Boolean query Q on unlabeled trees. Let Z := X ∪ Y be the set of variables, and let Λ := 2 Z , where 2 Z denotes the powerset of Z. Letting T be an unlabeled tree, we call a Z-annotation of T a function ν : T → 2 Z : the annotation intuitively describes the interpretation of the variables of Z by annotating each node with the set of variables to which it belongs. Letting A be a 2 Z -bDTA, T be an unlabeled tree, and ν be a Z-annotation of T , we say that ν is a satisfying annotation of A on T if A accepts ν(T ). In this case, we see ν as defining an assignment α ν , which is the set { Z i : n | 1 ≤ i ≤ |Z| and n ∈ T } The output of A on T , written A(T ), is the set of assignments corresponding to its satisfying annotations. Following Thatcher and Wright [29] and determinizing the automaton using standard techniques [13] , the output of an MSO query (here, on an unlabeled tree) can be computed as the output of an automata for that query. Formally: 1 [29, 13] . Given a MSO query Q(Z) on unlabeled trees, we can compute a 2 Z -bDTA A such that, for any unlabeled tree T , we have Q(T ) = A(T ).
Restricting to Boolean annotations. It will be more convenient in the sequel to assume that each tree node carries one single Boolean annotation rather than many, and to distinguish the annotations corresponding to X (original variables of Q, called enumerable), and those corresponding to Y (labels of the input tree, called updatable). We will do this by creating |Z|-copies of each tree node, to stand for each separate variable. To do this, we will consider the fixed alphabet Σ e,u,f comprising three labels: enu, upd, and fix. Intuitively, enu applies to nodes whose annotation corresponds to a variable of X, upd applies to nodes whose annotation corresponds to a variable of Y, and fix applies to nodes whose annotation does not code any variable and should be ignored. Given a Σ e,u,f -tree T , we will write T enu , T upd , and T fix to refer to the set of nodes carrying each label. We will then consider Σ e,u,f -trees, where Σ e,u,f := Σ e,u,f × {0, 1}, the alphabet of Σ e,u,f -trees annotated with a Boolean value at each node (as promised, each node carries one single value). Now, a Boolean annotation of a Σ e,u,f -tree T is a function ν : T → {0, 1}, and we see ν(T ) as a Σ e,u,f -tree defined in the expected way.
We want to rephrase the evaluation of Q on an unlabeled tree T to a problem on Σ e,u,ftrees, where variable valuations are coded in Boolean annotations. This process is formalized in the following lemma, whose construction is illustrated in Figure ( (X1, X2, Y1, Y2) , on an internal leaf n of a tree, and for a valuation mapping n to {X1, Y2}. The node n is replaced by a gadget of nodes with fixed labels fix. Two enu-labeled descendants indicate the annotation for the Xi, and two upd-labeled descendants indicate the annotation for the Yi.
T enu is exactly the set of nodes n such that ϕ(n, X i ) = n for some n ∈ T and X i ∈ X; T upd is exactly the set of nodes n such that ϕ(n, Y j ) = n for some n ∈ T and Y j ∈ X; T fix is exactly the set of nodes not in the image of ϕ, and it includes all internal nodes. Further, for any Z-annotation ν : T → Z, let ν be the Boolean valuation of T defined by:
If n ∈ T is in the image of ϕ, then letting (n,
Proof. Given an input tree T , we change it following the idea of Figure (e): we replace each node n by a gadget of nodes labeled with fix, having two subtrees: one whose leaves are labeled enu and code the variables X i in order, and another whose leaves are labeled upd and code the variables Y j in order. This tree can be completed to a full binary tree by adding leaves labeled fix as necessary. Now we can clearly rewrite the 2 Z -bDTA to a Σ e,u,f -bDTA A which is equivalent in the sense required by the lemma. The states of A consist of the states of A, the pairs of states of A, and annotation states which consist of binary sequences of length up to |Z|. The final states are the final states of A. The initialization function ι and transition function δ are informally coded as follows. The initial function ι maps nodes labeled (enu, b) or (fix, b) for b ∈ {0, 1} to the singleton binary sequence (b) formed of its Boolean value, and it maps nodes labeled (fix, b) for b ∈ {0, 1} to the empty binary sequence. The transition function |delta is defined only on nodes labeled (fix, b) for b ∈ {0, 1}, because all internal nodes of T carry such a label (as required); and it is defined as follows (where we ignore the Boolean annotation b):
Given two states q 1 and q 2 of A, the new state is the pair (q 1 , q 2 ); Given two states that are binary sequences of length < |Z|, the new state is their concatenation; Given a binary sequence s of length |Z| and a pair of states (q 1 , q 2 ), the new state is the state δ(q 1 , q 2 , s) of A, where δ is the transition function of A; Given a binary sequence s of length |Z| and an empty binary sequence, the new state is the state ι(s). Note that the last bullet point describes what happens when A reads the coding in T of a leaf n of T , which is analogous to what is illustrated in Figure (e) : the leaf n in T is translated to a node n in T with one left child n that is the root of the tree describing the valuation of Z, and one right child n labeled fix which is a leaf of T . Now, it is easy to show that A is equivalent to A in the sense of the lemma statement, which concludes the proof.
We now have a Σ e,u,f -bDTA to run on a Σ e,u,f -tree T . We can now rephrase our desired provenance result as a provenance result on such automata. We say that a hybrid circuit C is a provenance circuit of a Σ e,u,f -bDTA A on a Σ e,u,f -tree T if:
The set-valued variables of C correspond to the nodes of T with label enu, formally, C svar = T enu The Boolean variables of C correspond to the nodes of T with label upd, formally, C bvar = T upd For any Boolean valuation ν of T such that ν(n) = 0 for each n ∈ T fix , the automaton A accepts ν(T ) iff, letting ν be the restriction of ν to T upd , and letting B be the set of nodes of T corresponding to the restriction of ν to T enu , we have B ∈ ν (C).
We can now rephrase our desired result. Note that the statement of this result implies that our construction is also tractable in the automaton:
Proof. We adapt the proof of Proposition E.8 from [5] . Let us write the Σ e,u,f -bDTA A = (Q, F, ι, δ). We will construct the circuit C in a bottom-up fashion from T . We consider every node n of T with label λ(n) ∈ Σ e,u,f .
If n is a leaf node, for b ∈ {0, 1}, we let q b := ι ((λ(n), b) ), and we create the following gates in C:
One set-valued gate g n and one set-valued gate g ¬n , defined as follows:
If n ∈ T fix , the gate g n is a ∪-gate with no inputs (i.e., the annotation at n is always 0), and the gate g ¬n is a ×-gate with no inputs; If n ∈ T upd , the gate g n is a -gate of a ×-gate with no inputs and of a Boolean variable gate identified to n; and the gate g ¬n is a -gate of a ×-gate with no inputs and of the negation of the Boolean variable gate previously mentioned; If n ∈ T enu , the gate g n is a set-valued input gate identified to n; and the gate g ¬n is a ×-gate with no inputs. One ∪-gate g q n for each state q ∈ Q with the following inputs: If q = q 1 , the gate g n ; If q = q 0 , the gate g ¬n .
If n is an internal node with children n 1 and n 2 , remembering that necessarily n ∈ T fix , we create the following gates in C:
One ×-gate g q1,q2 n for each q 1 , q 2 ∈ Q whose inputs are g q1 n1 and g q2 n2 ; One ∪-gate g q n for each q ∈ Q whose inputs are all the g q1,q2 n such that δ ((λ(n), 0) , q 1 , q 2 ) = q.
The output gate g 0 is a ∪-gate of the g q nr for all q ∈ F , where n r is the root of T . It is clear that the construction satisfies the requirements of a hybrid circuit. It is also clear that the construction obeys the prescribed time bounds. The only gates in the construction whose arities are not obviously bounded are the ∪-gates, and they always have at most O(|A|)-transitions (the bound is in the size of the transition table of A), so the fan-in bound is respected. For the dependency size, if we consider an arbitrary gate g of the circuit, let n be the node of T for which it was created. It is clear that ∆(g) is a subset of the set of all gates created for a node n which is an ancestor of T in n. Now, we create O(|A|)-gates for each node of T , so indeed the dependency size is bounded by O(|A| × h(T )). We must now show that the circuit has the correct semantics, that it is a d-DNNF, and that it is upwards-deterministic.
We first show that claim for the semantics, by showing by bottom-up induction that for any valuation ν of C, for all n ∈ T , letting T n be the subtree of T rooted at n, the set S ν (g q n ) precisely denotes the set of assignments of T enu ∩T n such that, letting ν n enu : T enu ∩T n → {0, 1} be the corresponding Boolean function, letting ν n fix : T fix ∩ T n → {0, 1} be the constant-0 function, and letting ν n := ν ∪ ν n enu ∪ ν n fix , the automaton A q accepts ν n (T n ), where A q is the Σ e,u,f -bDTA obtained from A by setting q as the only final state. This set of assignments is denoted A q (ν, T n ) in what follows.
For the base case of a leaf n ∈ T fix , we know that A q (ν, T n ) is the empty set for all q = ι ((λ(n), 0) ), and that it is the set {{}} otherwise; this is what our construction ensures.
For the base case of a leaf n ∈ T upd , we know that, for all b ∈ {0, 1}, if ν(n) = b, then A q (ν, T n ) is the empty set for all q = ι ((λ(n), b) ), and that it is the set {{}} otherwise; again, this is exactly what we ensure.
For the base case of a leaf n ∈ T enu , letting q b := ι ((λ(n), b) ) for all b ∈ {0, 1}, we know that A q0 (ν, T n ) contains the empty assignment {}, and A q1 (ν, T n ) contains the singleton assignment {n} (if q 0 = q 1 then A q0 (ν, T n ) contains both), and that is all: this is what we compute.
For the induction case, letting n be an internal node of T with children n 1 and n 2 , assuming by induction hypothesis that S ν (g q1 n1 ) = A q1 (ν, T n1 ) and S ν (g q2 n2 ) = A q2 (ν, T n2 ) for all q 1 , q 2 ∈ Q, we know by definition that, for all q ∈ Q, the output A q (ν, T n ) consists of the union, for q 1 , q 2 ∈ Q such that δ ((λ(n), 0) , q 1 , q 2 ) = q, of the relational product of the outputs A q1 (ν, T n1 ) and A q2 (ν, T n2 ). This is because is a bijection between the Boolean labellings of T n that are accepted by A q , and the pairs of Boolean labellings of T n1 and of T n2 that are respectively accepted by A q1 and A q2 for some q 1 , q 2 satisfying the condition. Again, this is precisely what we compute, so we have shown the invariant. Now, as A(ν, T ) = q∈F A q (ν, T ), we have established that S ν (C) is correct.
We now show that C is a d-DNNF. For decomposability, we show the stronger claim that, for any ×-gate g in C (without choosing a valuation) with two inputs g 1 and g 2 , the sets dom(g 1 ) and dom(g 2 ) in the circuit C (again without choosing a valuation) are disjoint; it is clear that this implies the condition as stated in the main text. Now, the only ×-gates with two inputs are the g q1,q2 n , whose inputs are g q1 n1 and g q2 n2 for the two children n 1 , n 2 of n. Now, an immediate bottom-up induction shows that for any node n of T and state q, we have dom(g q n ) ⊆ {n ∈ T enu ∩ T n }. Hence, indeed, the domains are disjoint. For determinism, the ∪-gates created for the leaf nodes n ∈ T upd may have two inputs, but in this case, the sets that they capture are clearly disjoint for any valuation ν, because one is always empty depending on ν(n). For the ∪-gates g q n created for a state q of A and an internal node n of T with children n 1 and n 2 , assume by contradiction that there is a valuation ν of C and some assignment a such that a ∈ S ν (g q1,q2 n ) and a ∈ S ν (g q 1 ,q 2 n ) for (q 1 , q 2 ) = (q 1 , q 2 ). Assume that q 1 = q 1 , the case q 2 = q 2 is analogous. By our inductive invariant and the construction of the circuit, and by the definition of the output of automata, we know that for the valuation ν of T n defined from a and ν, the automata A q1 and A q 1 both accept ν (T n1 ). This contradicts the determinism of A, so we have a contradiction. Hence, n is deterministic. We have thus shown that C is a d-DNNF.
We must last show that C is upwards-deterministic. We adapt the argument of Claim F.3 Antoine Amarilli, Pierre Bourhis, and Stefan Mengel XX:25 of [5] . As A is deterministic, each gate of the form g q1,q2 n is used as input to only one gate g q n , namely, the one defined according to the transition function. So the only set-valued gates in the construction which are used as inputs to multiple gates are the g q n when n is not the root of T . Fix a valuation ν of C. Let n be the parent of n, and assume that n = n 1 is the first child of n ; the second case is symmetric. Let n 2 be the other child of n . Now, the gate g q n is used as inputs to gates of the form g q,q2 n , and the other input is g q2 n2 . Let ν be the extension of ν obtained by labeling all nodes of T enu ∩ T n and of T fix ∩ T n with 0: it is a valuation of T . Now, by determinism of A, we know that there is exactly one state q such that A q accepts ν (T n2 ). Hence, by our inductive invariant, the only g q2 n2 such that {} ∈ S ν (g q2 n2 ) is g q n2 ; so for ν there is exactly one pure outgoing wire connecting g q n to another gate, namely, the one connecting it to g q,q n2 . This shows that g q n is upwards-deterministic. Hence, we have shown that C is upwards-deterministic. This concludes the proof.
We can now recap the proof of Theorem 5.2:
Proof of Theorem 5.2. Given the MSO query Q(X) on Γ-trees, writing X = X 1 , . . . , X m , define a query Q (X, Y) on unlabeled trees as we explained initially, and write Z = X ∪ Y. Use Lemma C.1 to compute a 2 Z -bDTA A such that Q (T ) = A(T ). Now, use Lemma C.2 to compute the Σ e,u,f -bDTA A . All of this is independent from the input tree. Now, when we are given the unlabeled tree T as input, we compute in linear time the Σ e,u,f -tree T and the injective function ϕ described in Lemma C.2. Now, we use Theorem C.3 to compute a provenance circuit C of A on T . We know that C is a d-DNNF, that it is upwards-deterministic, and that its maximal fan-in depends only on A , so it is constant. O(h(T ) ). Now, let us relabel the inputs of C : for every g ∈ C svar , remembering that it corresponds to a node n ∈ T enu , letting (n, X i ) := ϕ −1 (n ), we relabel g to X i : n . We also relabel g ∈ C bvar to Y j : n in the same way. Let C be the result of this renaming on C ; as this renaming is bijective, C still has the same properties as before. Now, for any labeling assignment A of T , letting ν be the corresponding Boolean labeling of C bvar , this assignment corresponds to a value for the variables Y, hence, to a Boolean valuation of T upd , hence, a Boolean valuation ν of C bvar . Now, we know by definition of C being a provenance circuit of A that ν (C ) is the set of assignments a such that A accepts the Σ e,u,f -tree labeled according to ν and a. By the conditions of Lemma C.2, this happens iff A accepts the corresponding labeling of T , so by definition of Q this happens iff a is an assignment for Q on the labeling assignment A. This establishes correctness, and concludes the proof.
C.2 Proof of the Homogenization Lemma
In this appendix, we prove Lemma 5.3: Lemma 5.3. For any hybrid circuit C, we can build in linear time a hybrid circuit C with a secondary output g 1 , such that C is homogenized and it is equivalent to C. Further, if C is a d-DNNF and is upwards-deterministic, then so is C ; if C has bounded fan-in then the same holds of C ; and we have ∆(C ) = O(∆(C)).
Proof. We first describe the construction. We will inductively rewrite each set-valued gate g of C to two gates g =0 and g >0 of C . The gate g >0 will be set-valued and ensure that, for any valuation ν of C, we have S ν (g >0 ) = S ν (g) \ {{}}. The gate g =0 will be Boolean and ensure that, for any valuation ν of C, we have V ν (g =0 ) = 1 iff {} ∈ S ν (g). We first copy all Boolean gates of C as-is in C , so in particular their evaluation is always the same in C and in C . The precise construction in then the following:
For the base case on a set-valued variable gate g, we identify g >0 to g, and we let g =0 be a ∨-gate with no inputs, so that V ν (g =0 ) = 0 for each valuation ν. For the base case on a ∪-gate g with no inputs, we define g =0 to be a ∨-gate with no inputs, and let and g >0 be a ∪-gate with no inputs. For the base case on a ×-gate g with no inputs, we define g =0 to be a ∧-gate with no inputs (which always evaluates to 1), and define g >0 to be a ∪-gate with no inputs. For the induction case on a -gate g, letting g be its set-valued input and g its Boolean input, letting g =0 and g >0 the gates of C obtained by induction for g , we define g >0 as a -gate of g and g >0 , and define g =0 as an ∧-gate of g and g =0 . For the induction case on a ∪-gate g, let g 1 , . . . , g n be its inputs, with n being a constant. We define g =0 as an ∨-gate of g 1 =0 , . . . , g n =0 , and g >0 as a ∪-gate of g 1 >0 , . . . , g n >0 . For the induction case on a ×-gate g, let g 1 and g 2 be its two inputs. We let g =0 be a ∨-gate of g 1 =0 and g 2 =0 . We let g >0 be a ∪-gate of: a ×-gate of g 1 >0 and g 2 >0 a -gate of g 1 =0 and g 2 >0 a -gate of g 1 >0 and g 2
=0
Finally, we let the output gate g 0 of C be (g 0 ) >0 , and let the secondary output gate g 1 of C be (g 0 ) =0 .
It is easy to check that C satisfies the conditions on hybrid circuits, and that the invariant is verified, so that C is indeed equivalent to C. Further, the invariant ensures that no set-valued gate of C captures {} under some valuation, so C is indeed homogenized.
It is clear that the construction is in linear time. It is also clear that the maximum fan-in of C is no bigger than that of C (unless it is less than 3, in which case it is 3). Further, it is clear that if there is a directed path from a gate g 1 to a gate g 2 in C , then letting g 1 and g 2 be the gates from which g 1 and g 1 were created, there is a directed path from g 1 to g 2 in C. As we create only constantly many gates in C for each gate of C, this ensures that the dependency of C is at most that of C multiplied by a constant.
We now show that, if C is a d-DNNF, then C also is. Specifically, letting ν be a valuation of C, we show that if ν(C) is a d-DNNF then so is ν(C ) This is like in Proposition B.3 of [5] except it is simpler in our context because there are no range gates and the arities bounds are more convenient. Specifically, for decomposability, the only ×-gates in ν(C ) are those introduced as the replacement of -gates, which are clearly decomposable, and those created in the first bullet point of the list for the last induction case: now as dom(g 1 ) and dom(g 2 ) are disjoint in ν(C) because g is decomposable, and as we clearly have by construction that dom(g 1 >0 ) = dom(g 1 ) (identifying g and g >0 for g ∈ C svar ), we can conclude. For determinism, we need to consider first the induction case for ∪, and second the induction case for ×. For ∪, the determinism of the ∪-gate g >0 follows from that of g in ν(C). For ×, the gate g >0 is indeed deterministic because:
Letting g be its first input, as C is homogenized, each answer in S ν (g ) must contain one variable from dom(g 1 >0 ) and one from dom(g 2 >0 ) Letting g be its second input, the answers in S ν (g ) contain only variables from dom(g 1 >0 ) Letting g be its second input, the answers in S ν (g ) contain only variables from dom(g 2 >0 ) We conclude that the answers are indeed disjoint.
Last, we show that if C is upwards-deterministic then so is C ; specifically, we show that for any valuation ν of C, if ν(C) is upwards-deterministic then so is ν(C ). The proof is analogous to that of Claim F.7 in [5] . First note that the gates added when evaluating C to ν(C ) cannot break upwards-determinism because they are used as the input to only one gate (the replacement of a -gate), so we can ignore them. Like in the proof of [5], we define the original gate ω ν (g) of any of the other set-valued gates g of ν(C ) to be the gate in ν(C) for which it was created: specifically, if g is of the form (g ) >0 then ω ν (g) := g , and if g is a fresh gate created for a ∪-gate g of ν(C) in the last induction case above, then ω ν (g) := g . Clearly the gates in ν(C ) that come from fresh gates in C cannot violate upwards-determinism, because they are used as input to only one gate in C , hence in ν(C ). So it suffices to show that, for any gate g of ν(C), the gate g >0 in ν(C ) is upwards-deterministic. We want to show that there is at most one gate g in ν(C ) such that the wire (g >0 , g ) is pure in ν(C ). First observe that, if g is a fresh gate from the first sub-item in the last induction case, then clearly this wire is not pure, because the other input is a set-valued gate and C is homogenized so the other input cannot capture the empty assignment (neither in C nor in ν(C )). Hence, we can exclude these wires from consideration. Now, in fact, for any wire w = (g >0 , g ) in C , then ω ν (w) := (g, ω ν (g )) is also a wire of ν(C), and this mapping is injective: there are no two wires w = w such that ω ν (w) = ω ν (w ). Indeed, for each gate g of C and outgoing wire of g in ν(C), we create at most one wire from g >0 to a gate of ν(C ) among the wires that remain at this stage. Hence, using the upwards-determinism of g in ν(C) it suffices to show that whenever a wire w of C was not excluded yet and is pure, then ω ν (w) also is.
To do so, we consider the possible wires w = (g >0 , g ) in ν(C ):
If g is a ∪-gate, then ω ν (g ) also was, which concludes.
If g is a ×-gate coming from a ×-gate of C , we have already excluded these wires.
If g is the translation in ν(C ) (as a ×-gate) of a -gate of C created in the induction case for , then its other input is the translation of a Boolean gate which existed also in ν(C) and had the same value, so the wire is pure iff the corresponding wire is pure in ν(C)
If G is the translation in ν(C ) of a -gate of C created in the induction case for ×, then its second input in ν(C ) captures the empty assignment iff it stands in C for a ×-gate of the form g =0 which evaluates to true under ν, i.e., iff the original gate g captured the empty set in ν(C), so again we have an equivalence.
This concludes the proof of preservation of upwards-determinism, and concludes the proof.
C.3 Proof of the Main Circuit Theorem
Proof. See Appendix E.2 for the proof of this result.
D
Proofs for Section 6 (Enumerating Assignments of Hybrid Circuits) Lemma 6.1. Given a hybrid circuit C and valuation ν of C, we can compute ω ν in linear time from ν and C. Further, for any g ∈ C bvar , letting ν be the result of toggling the value of ν on g, we can update ω ν to ω ν in time O(∆(g) ).
Proof. We explain how to compute ω ν bottom-up in linear-time, in a way which is clearly correct by induction:
For a Boolean variable gate g, we set ω ν (g) := ν(g).
For ∨-gates, ∧-gates, and ¬-gates, we compute ω ν (g) from the ω ν -value of the input gates with the Boolean operation indicated in the gate type. For a set-valued variable gate g, we set ω ν (g) := 1. For a -gate g, letting g and g be its two inputs, we set ω ν (g) := ω ν (g ) ∧ ω ν (g ). For a ×-gate g with two inputs g and g , we set again ω ν (g) := ω ν (g ) ∧ ω ν (g ). For a ∪-gate g, letting g 1 , . . . , g n be its inputs, we set ω ν (g) := i ω ν (g i ). For updates, whenever ν is toggled on g ∈ C bvar , it is easy to see that, for any gate g of C, if ω ν (g ) = ω ν (g ) then g ∈ ∆(g). Hence, we can update ω ν to ω ν within the prescribed time bound simply by taking ω ν to be ω ν initially, and then recomputing ω ν on ∆(g) according to the above scheme. Lemma 6.2. For any ×-gate g with inputs g 1 and g 2 , if we can enumerate S ν (g 1 ) and S ν (g 2 ) with delay and memory respectively θ 1 and θ 2 , then we can enumerate S ν (g) with delay and memory θ 1 + θ 2 + c for some constant c.
Proof. We enumerate all assignments for g 1 , which is non-empty because ω ν (g 1 ) = 1; further, every assignment is non-empty because C is homogenized. For each assignment a, we enumerate all assignments for g 2 , again a non-empty set of non-empty assignments, and for each assignment a , we return the assignment a ∪ a , where the union is disjoint thanks to the determinism of g. The same is true for memory usage, because we only need to remember the state in the enumeration on g 1 and g 2 as well as a pointer to g. Lemma 6.3. For any -gate g, if we can enumerate S ν (δ(g)) with delay and memory θ, then we can enumerate S ν (g) with delay and memory θ + c for some constant c.
Proof. There is nothing to explain beyond what is given in the main text before the lemma statement.
Lemma 6.4. For any valuation ν and ∪-gate g, we have S ν (g) = g ∈D ν g S ν (g ). Further, this union is disjoint and all its terms are nonempty.
Proof. The first part of the result is easy to prove by bottom-up induction on the ∪gates. Specifically, for any ∪-gate g, letting g 1 , . . . , g n be its inputs, we have by definition S ν (g) := i S ν (g i ). For the g i which are -gates, we can replace them by their one set-valued child provided that the ω ν -image of their input under ν is 1, otherwise we can remove them from consideration. Repeating this process on -gates as long as possible, we eliminate some gates, and for those that remains, we reach a gate which is not a -gate (specifically, the δ-image of the corresponding g i ). By this reasoning, it is clear that S ν (g) is the union of the S ν (g i ) for the set S 1 of inputs g i of g which are not -gates, unioned to the union of the S ν (g ) for the set S 2 of gates g reached by going down live paths of -gates as we explained. Now, as D ν g consist of the gates of S 1 , plus the sets D ν g for the gates g of the set S 2 , we can conclude by induction that the claim made in the first part of the lemma holds for g, concluding the proof of the first part.
For the second part of the claim, the fact that the union is disjoint is thanks to determinism: assuming by contradiction that there is an assignment a such that a ∈ S ν (g ) and a ∈ S ν (g ) for two different gates g = g of D ν g , consider a live ∪-path π : g = g 1 → * · · · → * g n = g from g to g, and a live ∪-path π : g = g 1 → * · · · → * g m = g from g to g. Let g = g i = g j be the first gate where these two paths join; we have i > 1 and j > 1 because g = g . Hence, we know that g is a ∪-gate such that g i−1 and g j−1 both have a live -path to g ; further g i−1 = g j−1 because g is the first gate where the paths join. The paths π and π clearly witness that a ∈ S ν (g i−1 ) and a ∈ S ν (g j−1 ). Now, let h be the last gate of a witnessing live -path ρ from g i−1 to g , and h be the last gate of a witnessing live -path ρ from g j−1 to g . We have h = h (otherwise we would have also g i−1 = δ(h ) = δ(h ) = g j−1 , contradicting our earlier claim). Again ρ and ρ witness that a ∈ S ν (h ) and a ∈ S ν (h ). But h and h are two different inputs the ∪-gate g , so we have witnessed a violation of determinism, a contradiction. Hence, indeed, the union is disjoint.
Last, the fact that none of the terms is empty is because the definition of live ∪-paths enforces that ω ν (g ) = 1 for all g ∈ D ν g , so we conclude by definition of ω ν .
Lemma 6.5. For any ∪-gate g, if we can enumerate D ν g with delay and memory c, and can enumerate S ν (g ) for every g ∈ D ν g with delay and memory θ, then we can enumerate S ν (g) with delay and memory θ + c + c for some constant c .
Proof. This follows immediately from Lemma 6.4 and the explanations given in the main text before the lemma statement.
Lemma 6.6. The switchboard can be computed in linear time given C and ν, and we can update it in time O(∆(C)) when toggling any gate in ν.
Proof. We can compute B in linear time during the preprocessing by processing all edges of C, and using the characterization: for each wire (g , g) of C, if g is a ∪-gate, we add to E the edge (δ(g ), g), using δ which has already been computed.
We can compute β ν in linear time during the preprocessing, from ω ν (which has already been computed): initialize β ν by mapping all edges of B to 0, and for each wire (g , g) of C such that g is a ∪-gate, set β ν ((δ(g ), g)) = 1 if ω ν (g ) = 1.
For the claim on updating the wiring, let us define the dependent set ∆ E (g) of a gate g in B like we did for circuits. Observe now that, by construction, for any gate g of C, we have ∆ E (g) ⊆ ∆(g). Now, when we update ν by toggling the value of g ∈ C bvar , then we can update β ν in O (|∆(g)|) . Indeed, we know that we can update ω ν in this time, and that it only changes on gates in ∆(g). Hence, we can map to 0 all edges (g , g ) of E such that g ∈ ∆(g), and recompute β ν on these edges. As B has constant fan-in, the number of such edges in O(|∆ E (g)|), which is O (|∆(g)|) , achieving the bound. Claim 6.7. For any valuation ν of the hybrid circuit C, the DAG β ν (B) is a forest.
Proof. The claim equivalently states that is no gate g ∈ V such that β ν ((g, g )) = β ν ((g, g )) = 1 for two different gates g = g . (Pay attention to the fact that the edges of the forest are oriented upwards rather than downwards, following the direction of the wires in circuits.)
To show this, let us assume to the contrary that there is a valuation ν such that there are gates g and g = g with β ν ((g, g )) = β ν ((g, g )) = 1, and let us conclude a violation of upwards-determinism on g. First, these β ν -values imply in particular that ω ν (g) = 1. Now, (f) Illustration of the index structure for Theorem 7.1 on an example reachability forest (drawn with thick edges). Exits are drawn as squares, other vertices are drawn as circles. The next pointers are drawn in straight dashed red lines (from left to right), and the first and last pointers of each node are drawn as curved solid blue lines (from top to bottom), respectively at the left and right of the node. Pointers that are null are not drawn.
consider two witnessing live -paths g = g 1 → · · · → g n = g and g = g 1 → · · · → g m = g where g 2 , . . . , g n−1 and g 2 , . . . , g m−1 are -gates whose ω ν -image is 1. Let g = g i = g j be the last common gate of these two paths; as g = g , we have i < n and j < m. Consider the wires (g , g i+1 ) and (g , g j+1 ). The gate g i+1 is either g , in which case it is a ∪-gate and the wire is pure, or it is a -gate whose ω ν -image is 1, i.e., its second input evaluates to 1 under ν. The same is true of g j+1 . Hence, these two wires witness a violation of the upwards-determinism condition on g in ν(C). This is a contradiction, which concludes the proof.
E
Proofs for Section 7 (Reachability Indexing under Updates)
E.1 Proof of Theorem 7.1
In this appendix, we prove Theorem 7.1. Recall the result statement:
To show this result, we only need to argue that we can compute and update the pointers in our index (illustrated on an example in Figure (f) ). Indeed, as we have explained in the main text, when we have these pointers, we can perform enumeration with constant delay and memory using them.
Hence, the only thing to show is the following result:
Before we show the result, we make a simple observation on the complexity of updates. Remember that A F (E ) refers to the ancestry of the parent edges of the vertices of E in F , i.e., before the update is performed. We will sometimes want to process A F ±E (E ), i.e., the ancestry of E in the forest after the update. However, the distinction between the two is inessential, because of the following result:
Claim E.1. For any reachability forest F and update ±E , we have A F (E ) = A F ±E (E ). ⇒ (g) Example for updating the index of Theorem 7.1 when inserting an edge (from the left forest to the right forest). We follow the same drawing conventions as in Figure ( Proof. It suffices to show the claim for deletions. Indeed, for any forest F and insertion +E , letting F := F + E , we have F = F − E , so we can simply apply the claim to F and to the deletion −E . Now, for deletions, we know that
Consider the chain of ancestors of v in F , and the edges between them (not including (v, w)): either none of these edges is in E , in which case we have A F (v) = A F −E (E ), or some edges are. In this case, considering all edges E on this path that are in E , it is easy to see that the union of
which establishes the reverse inclusion and concludes the proof.
We are now ready to prove Lemma 7.2 (see also an illustration in Figure (g) .)
Proof of Lemma 7.2. Let F := F ± E . We first show the result for the first and last pointers. For the initial computation, we use the scheme described in the proof sketch; it clearly runs in linear time (it examines every edge of F once), and it is correct by a straightforward induction.
To update these pointers, we observe that, for every vertex v not in A F (E ), the pointers do not need to be changed: this is clear because, for every such v, the subtree in F rooted at v is exactly the same as in F . Hence, outside of A F (E ), the first and last pointers are still correct, so it suffices to update the pointers in A F (E ). We do this by the same bottom-up scheme as for the initial computation. Specifically, for deletions, we process A F (E ) (i.e., the ancestry in the original F , before the update), but we perform the computation at each node based on its children after the update (i.e., ignoring children whose parent edge has just been deleted). For insertions, we process A F (E ), i.e., the ancestry in F after the update, and perform the computation at each node based its the children after the update (i.e., after all insertions have been performed): this gives the right complexity thanks to Claim E.1. The correctness of this update scheme is again shown by induction, using the additional base case that consists of the vertices outside of A F (E ), which are correct as we explained. The complexity is in O(|A F (E )|), because we examine edges in the set A F (E ) and child edges of vertices of this set, so at most (c + 1) |A F (E )| where c is the constant degree bound. This concludes the proof for the first and last pointers.
For the next pointers, we give a more precise description of the scheme presented in the proof sketch. We process F bottom-up and ensure that, whenever we are done processing a vertex v ∈ F , then the next pointers within the subtree rooted at v are correct; but we do not specify anything about the next pointer of the last exit in this subtree. Initially, we set all next pointers to null, which is correct as a base case for the leaves. Now, to process v ∈ F with children v 1 < · · · < v n , assuming by induction that the next pointers within each subtree rooted at v 1 are correct, we simply need to go over the v i in order, maintaining a current last exit v which denotes the last exit among all v i seen so far, whose next pointer is currently null. The current last exit v is initially null. When we look at v i , if first F (v) = null, we do nothing. Otherwise, if v = null, then we replace v by last F (v) and do nothing more. Otherwise, if v is not null, then letting v := first F (v i ), we set next F (v ) := v and we set v := v as our new current last exit. It is clear that this process satisfies our invariant. Now, when we process the root v of a tree using this scheme, in the case where the last reachable exit v := last F (v) is not null at the end of the process, our invariant does not guarantee anything about next F (v ); but we can simply ensure that the next pointers in that tree are correct (including the next pointer of the last exit) by setting next F (v ) := null. The overall scheme clearly runs in linear time for the initial computation, and it is inductively correct.
We conclude by explaining the update scheme for the next pointers. Note that, this time, it is no longer the case that the next pointers to be updated are all in A F (E ): see Figure (g) for an example. However, intuitively, the vertices outside of A F (E ) whose next-pointers need to be updated are all reachable as the value of a last pointer for a vertex of A F (E ), so we can fix all pointers by re-running our bottom-up computation scheme on A F (E ). Initially, we keep next F (v) := next F (v), which requires no modifications on the index. As in the preprocessing, we will ensure as an invariant when performing the update that, when we are done processing a vertex v, the next pointers in the subtree rooted at v in F are all correct (specifically, for every reachable exit of X in F , the next pointer correctly points to the next exit if it exists); but again we do not specify anything about the next pointer of the last exit of this subtree. Note that the invariant is already satisfied for all vertices not in A F (±E ): their reachable subtree is unchanged between F and F , so all next pointers within the subtree are still correct.
We now process A F (±E ) bottom-up, relying on the above observation for the base case, and doing the inductive case exactly as in the preprocessing algorithm above. Like in the update scheme for first and last pointers, we process F in the case of insertions (using Claim E.1 to ensure that the size bound is correct), and process F in the case of deletions (but at each node we do not take taking into account the children corresponding to edges of F that are deleted in F ). This processing allows us to ensure that all nodes in F satisfy the invariant. Now, as before, once we have processed a vertex which is the root of a tree in F , then we set the next pointer of the last reachable exit of the root of this tree to null to ensure that, in addition to the invariant, all next pointers in its tree are correct (including the last one).
At the end of this processing, the invariant is ensured on all trees, and further we know that the last exit of each tree correctly has null as its next pointer. Hence, we have correctly recomputed the next pointers in the prescribed time bound. Hence, we have explained how to handle updates for the next pointers, which concludes the proof of Lemma 7.2.
E.2 Putting Everything Together
In this appendix section, we recap the proof of our main results. We first prove Theorem 5.4:
Proof of Theorem 5.4. We apply the scheme of Section 6. Given C and ν, we compute the shortcut function δ, the partial evaluation ω ν , and the switchboard composed of the panel B = (V, E) and its wiring β ν . Further, we compute the index structure of Theorem 7.1 on the DAG β ν (B) of the edges of B mapped to 1 by ν (choosing any arbitrary order on the children of each vertex), which is a forest by Claim 6.7. Note that the exits (non-∪-gates) in the forest are the exits in the sense of Section 6 (i.e., the ×-gates and svar-gates in the panel), which are leaves by definition of the panel. Also note that, in the reachability forest, all nodes have degree no greater than the maximal fan-in of C (so we can use it as degree bound c). We note again that the direction is reversed between β ν (B) as defined in Section 6, and the reachability forest as studied in Section 7. Indeed, in the circuit, we want to enumerate the reachable exits of a ∪-gate g in the sense of having a path (specifically, a live ∪-path) to g, whereas in the reachability forest, we enumerate the exits to which g has a directed path. However, this is fine because upwards-determinism guarantees in Claim 6.7 that β ν (B) is a forest with the edges are oriented upwards, so reversing the edges gives a forest in the sense of Section 7. This concludes the description of our preprocessing scheme, which runs in linear time.
To enumerate the assignments of the circuit, we use the scheme described by Lemmas 6.2, 6.3, and 6.5, as well as the explanations around them in the main text. To enumerate the set D ν g of the reachable exits of g for Lemma 6.5, i.e., the exits having a directed path to g in β ν (B), we enumerate the set reach F (g) in the reachability forest, which is precisely what can be done with the index of Theorem 7.1. We summarize again why the enumeration is in delay linear in each produced assignment:
Whenever we reach a -gate, we pay constant delay and memory and reach a gate which is not a -gate; Whenever we reach a ∪-gate, we pay constant delay and memory and reach a gate which is an exit, i.e., not a -gate or ∪-gate; Whenever we reach a ×-gate, we pay constant delay and memory to reach two other gates, and we will enumerate an assignment which is a disjoint union of the assignments enumerated at each gate, none of which is the empty assignment; Whenever we reach an svar-gate, we pay constant delay and memory to enumerate a singleton. Hence, when enumerating an assignment a, we reach exactly |a| svar-gates, and at most |a| − 1 ×-gates, so we reach at most |a| + (|a| − 1) -gates and the same number of ∪-gates, hence the total delay is linear in the output assignment. This concludes the description of the enumeration scheme, which has delay and memory linear in each assignment.
We must now explain how updates are handled. Let g be the Boolean variable whose value should be toggled in ν. We modify ν to ν , use Lemma 6.1 to update ω ν to ω ν in time O(∆(C)), use Lemma 6.6 to update β ν to β ν in same time bound. Further, looking at the proof of Lemma 6.6, we know that the set E of edges e = (g 1 , g 2 ) of E such that β ν (e) = β ν (e) must all be such that their second gate g 2 is in ∆(C) Let us split E into the edges E + := {e ∈ E | β ν (e) = 1 ∧ β ν (e) = 0} of that are added in β ν (B), and a set of edges E − analogously defined that are deleted in β ν (B); each of these edges satisfies that their second gate is in ∆(g). We update the indexing structure of Section 6 by first deleting E − , and then adding E + : the end result is still a forest by Claim 6.7, and the intermediate result is also a forest because we have performed deletions on a forest. We must now argue why each of these operations has the required complexity, i.e., O(∆(C)). To see why, observe that the ancestry of E − in the reachability forest before the deletions consists of E − plus edges where both endpoints are in ∆(g), so the ancestry has size O(∆(C)). Likewise, the ancestry of E + in the reachability forest before the insertions is a subset of the ancestry before the deletions, and in this case again it consists of E + plus edges where both endpoints are in ∆(g), hence again the ancestry has size O(∆(C)). Hence, the result of Theorem 7.1 ensures that the complexity of updating the reachability structure is still in O(∆(C)). This completes the description of updates, and the overall update complexity is indeed O(∆(C)).
We can now show our main result: Proof of Theorem 3.1. Given the tree alphabet Γ and MSO query Q(X), we use Lemma 4.3 to compute a tree alphabet Γ ⊇ Γ and MSO query Q (X). Now, given an input Γ-tree (T, λ 0 ), we compute in linear time from T the Γ -tree T described by the lemma statement, and λ 0 as the valuation λ in the lemma statement defined from the initial valuation λ 0 of T . Now, we can enumerate Q on λ (T ) instead of Q on λ(T ), and whenever an update operation changes λ, then it takes constant time to translate it to an update on λ . Hence, we can work only with Q , T , and λ , without changing our bounds; and we know that T is balanced, i.e., h(T ) = O(log(|T |)).
We now use Theorem 5.2 to compute a hybrid circuit C capturing the provenance of Q on the unlabeled tree T . We know that C is an upwards-deterministic d-DNNF with constant fan-in, and that its dependency size is in O(log(|T |)). We do this as part of the linear-time preprocessing, computing also an initial Boolean valuation ν of C bvar from the initial valuation λ of T . The definition of provenance circuits then ensures that we can enumerate Q (λ (T )) simply by enumerating ν(C), and that we can reflect updates of λ by translating them in constant time to an update on ν.
We now use Lemma 5.3 to make the circuit homogenized while preserving the d-DNNF, upwards-deterministic, and bounded fan-in as well as the dependency size requirements (and adding a secondary output gate). We now conclude our proof by appealing to Theorem 5.4: we can enumerate the assignments of C with linear-time preprocessing, delay and memory linear in each produced assignment, and handle updates to ν in time linear in the dependency size of C, that is, in O(log |T |). This result ignores the secondary output added when homogenizing the circuit, so we may miss the empty assignment whenever it is captured, but we can simply extend Theorem 5.4 to handle the secondary output gate g 1 by starting the enumeration with the empty assignment if we have ω ν (g 1 ) = 1. This achieves the desired bounds, and concludes the proof.
F
Proofs for Section 8 (Applications) Theorem 8.1. For any aggregate query Q(x) on Γ-trees with semiring K, given a Γ-tree T and mapping ρ : T → K, we can compute Q ρ (T ) in time O(|T |), and recompute it in time O(log |T |) after any update that relabels a node of T or changes a value of ρ.
Proof. As explained in the sketch, the first step is to show the analogue of Theorem 5.4 where we want to compute ρ(S ν (C)) instead of enumerating S ν (C), and where updates can additionally change ρ. In this variant, we do not apply the homogenization result (Lemma 5.3), so we work with a circuit that directly captures the set of assignments of which we want to compute the ρ-image (i.e., the empty assignment is captured directly, without the need for a secondary output). We can then perform the initial computation with a much simpler variant of the preprocessing scheme, namely, we compute a function ω ν that maps each Boolean gate of C to its Boolean value V ν (g) under ν, and maps each set-valued gate of C to the value ρ(S ν (C)) ∈ K. We compute ω ν bottom-up using the analogue of Lemma 6.1 (note that this did not depend on homogenization of the input circuit), changing the computation on set-valued gates as follows:
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For a set-valued variable gate g, we set ω ν (g) := ρ(g). For a -gate g with no inputs, we set ω ν (g) := 1 K . For a -gate g, letting g be its Boolean input and g be its set-valued input, we set ω ν (g) := ω ν (g ) if ω ν (g ) = 1 and ω ν (g) := 0 K otherwise. For a ×-gate g with two inputs g and g , we set ω ν (g) := ω ν (g ) ⊗ ω ν (g ); For a ∪-gate g, letting g 1 , . . . , g n be its inputs, we set ω ν (g) := i ω ν (g ).
It is clear by induction that this computes the right value, and the computation takes linear time overall because semiring operations take constant time by our assumptions. Now, whenever an update is performed on a variable gate g (either a set-valued gate, for updates to ρ, or a Boolean gate, for updates to ν), it is clear (like in Lemma 6.1) that the only gates whose ω ν -value may change are those of ∆(g), so we can simply recompute ω ν on ∆(g) in time O(|∆(g)|).
We can then conclude the proof using this variant of Theorem 5.4 like we proved Theorem 3.1 from Theorem 5.4, except that we do not apply Lemma 5.3. In particular, we make sure to apply Lemma 4.3 before invoking the enumeration result on circuits, to ensure that the height of the input tree, hence the dependency size of the circuit and the time bound on updates, are in O(log |T |): we can do this because Lemma 4.3 preserves exactly the set of assignments, so it also preserves the ρ-image of this set. Proof. We apply Theorem 8.1 using the semiring N with usual addition and product (assumed to take unit time in the RAM model) and the mapping ρ that maps each node to 1. This ensures that, for each assignment A (including the empty assignment), we have ρ(A) = 1; hence, for each set S of assignments, we have ρ(S) = |S|, the number of assignments in the set. Thus, Theorem 8.1 implies the desired result.
Theorem 8.5. For any group-by query Q(x, y) and semiring K, given a Γ-tree T and ρ : T → K, we can enumerate Q ρ (T ) with linear-time preprocessing and delay in O(log |T |)
Proof. Fix the group-by query Q(x, y) and the tree alphabet Γ. Let Γ x be the alphabet where we add one label l xi for each x i ∈ x. Let Q (y) be the query obtained from Q by reading the valuation of x on the tree using the labels l xi , i.e., we add a conjunct asserting that, for each i, there is exactly one tree node carrying label l xi , and we quantify over x so that x i is interpreted as this one node. It is clear that for any unlabeled tree T and labeling λ : T → Γ, for each tuple B of nodes of T , letting λ B : T → Γ x be the valuation of T defined by λ B : n → λ(n) ∪ {l xi | n = B i }, we have that ρ(Q (λ B (T ))) is equal to ρ (G(B) ) for the group G(B) associated to B on λ(T ). Hence, let us apply Theorem 8.1 to the query Q , the semiring K, and the mapping ρ, on the tree λ B0 (T ) for some arbitrary choice of B 0 . We do this as part of our linear-time preprocessing, and this describes the first enumeration structure.
We now describe the second enumeration structure. We consider the query Q (x) := ∃y Q(x, y). It is clear that, for any Γ-tree T , the output Q (T ) of Q on T consists of the tuples B such that the group G(B) of Q on T is non-empty. Hence, we apply Theorem 3.1 to this query, as part of our linear-time preprocessing.
We now enumerate the non-empty groups as follows. We first enumerate the output of Q (λ(T )) in constant-delay using the second enumeration structure. Each produced tuple B corresponds to a non-empty group G(B). We now modify the labeling function used in the first enumeration structure to λ B . To do so, we must change at most 2m labels, where m is the arity of x; as m is a constant, this is a constant number of updates, so the complexity of doing this update on the first structure is in O(log |T |). Now, the first structure gives us the aggregation value ρ (G(B) ), and we can produce the pair (B, ρ(G(B) )) with delay O(log |T |). This concludes the description of the enumeration phase, and concludes the proof.
